Double patterning: Simulating a variability challenge for advanced transistors

In this paper a comprehensive study of the impact of variations resulting from double patterning lithography on SRAM performance is presented. In double patterning, feature sizes are reduced by splitting one mask level into two. Besides the increase of process complexity and costs a further penalty is the introduction of uncorrelated variations between the two incremental lithography steps employed.