• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Advanced annealing strategies for the 32 nm node
 
  • Details
  • Full
Options
2008
Conference Paper
Title

Advanced annealing strategies for the 32 nm node

Abstract
In this work, the influences of advanced annealing schemes, spike and flash annealing and combinations of them, on the electrical behavior of modern FD SOI MOSFETs have been investigated by numerical simulations. Process simulations have been performed for comparing the two-dimensional diffusion behavior of the dopants under the different annealing schemes. Device simulations have been performed for making conclusions about how the different annealing schemes are influencing the static and dynamic behavior of modern CMOS devices.
Author(s)
Kampen, C.
Martinez-Limia, A.
Pichler, P.  orcid-logo
Burenkov, A.  
Lorenz, J.  
Ryssel, H.
Mainwork
SISPAD 2008, International Conference on Simulation of Semiconductor Processes and Devices  
Conference
International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) 2003  
DOI
10.1109/SISPAD.2008.4648301
Language
English
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Keyword(s)
  • MOSFET

  • SOI

  • rapid thermal annealing

  • TCAD

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024