• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Integration challenges for copper damascene electroplating
 
  • Details
  • Full
Options
2010
Conference Paper
Title

Integration challenges for copper damascene electroplating

Abstract
Copper electroplating has become the commonly used technology to manufacture interconnects in semiconductor products. The art of copper damascene electroplating is to provide a void-free fill for all design features, but to avoid high topography on top of those structures at the same time. The desired direction is superfill. The most widely published way to control this is to find the right electrolyte additive type and concentration for the features that have to be filled. However, there is a variety structures on a semiconductor chip and in a high-volume manufacturing there is a variety of products that may have different optimal fill conditions. In this paper, fill and topography control by current density modification and its implication to CMP will be shown.
Author(s)
Stöckgen, U.
Wehner, S.
Heinrich, J.
Kiesel, A.
Liske, R.
Mainwork
Processing, Materials, and Integration of Damascene and 3D Interconnects  
Conference
Symposium "Processing, Materials and Integration of Damascene and 3D Interconnects" 2009  
Electrochemical Society (ECS Meeting) 2009  
DOI
10.1149/1.3390653
Language
English
CNT  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024