• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Scopus
  4. CHEQ: Towards Enabling Circuit Integrity Checking in Quantum Controllers
 
  • Details
  • Full
Options
2025
Conference Paper
Title

CHEQ: Towards Enabling Circuit Integrity Checking in Quantum Controllers

Abstract
Rapid advances in quantum computing hardware and software are bringing closer the promise of new discoveries and breakthroughs that these machines will enable. To fully utilize and trust the quantum computers, however, users need to have assurances about the confidentiality and integrity of quantum circuits that they execute on the quantum computers. While existing research has begun to address the issues of quantum circuit confidentiality, for example, through various obfuscation methods, there is lack of quantum computer architecture or hardware designs for ensuring and checking the integrity of quantum circuits. This gap in existing research and design of quantum computers is addressed in this paper. This work outlines the design of CHEQ, a Circuit Hashing Engine for Quantum controllers. This work first presents integrity requirements for quantum circuits, then details the design of CHEQ, along with first set of evaluation results. By providing circuit integrity measurements to users through CHEQ, quantum computing systems can become more resilient to security threats that aim to attack circuit integrity. Combined with other prior work on confidentiality, the new CHEQ integrity assurance in quantum computers can enable complete circuit protection, and thus protection of the future discoveries and breakthroughs generated by quantum computers.
Author(s)
Hrdá, Barbora
Fraunhofer-Institut für Angewandte und Integrierte Sicherheit AISEC  
Deshpande, Sanjay
Yale University
Trochatos, Theodoros
Yale University
Szefer, Jakub
Northwestern University
Mainwork
GLSVLSI 2025, Great Lakes Symposium on VLSI. Proceedings  
Conference
Great Lakes Symposium on VLSI 2025  
Open Access
DOI
10.1145/3716368.3735296
Additional link
Full text
Language
English
Fraunhofer-Institut für Angewandte und Integrierte Sicherheit AISEC  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024