• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Investigation of TSEPs for junction temperature estimation of GaN and SiC devices in power cycling tests
 
  • Details
  • Full
Options
2024
Conference Paper
Title

Investigation of TSEPs for junction temperature estimation of GaN and SiC devices in power cycling tests

Abstract
The sensitivities of six temperature sensitive electrical parameters (TSEPs), including RDS(on), VGS(th), IGSS, VGS, IDSS, and VSD, of three gallium nitride (GaN) high-electron-mobility transistors (HEMTs) with Schottky gate, one GaN gate injection transistor (GIT) with ohmic gate, and two silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors (MOSFETs) are investigated. The suitability of these TSEPs for the junction temperature estimation in power cycling (PC) tests is evaluated. The findings can serve as a guide for choosing the most suitable TSEPs for a universal PC test bench for both GaN and SiC devices.
Author(s)
Wöhrle, Dennis  orcid-logo
Fraunhofer-Institut für Solare Energiesysteme ISE  
Wattenberg, Daniel
Fraunhofer-Institut für Solare Energiesysteme ISE  
Burger, Bruno  
Fraunhofer-Institut für Solare Energiesysteme ISE  
Ambacher, Oliver
Univ. Freiburg, Institut für Nachhaltige Technische Systeme (INATECH)
Mainwork
CIPS 2024, 13th International Conference on Integrated Power Electronics Systems  
Conference
International Conference on Integrated Power Electronics Systems 2024  
Link
Link
Language
English
Fraunhofer-Institut für Solare Energiesysteme ISE  
Keyword(s)
  • Gallium nitride

  • Power cycling

  • Silicon carbide

  • Temperature sensitive electrical parameter

  • Wide-bandgap

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024