A computing unit, method to perform computations, method to generate program code for a hardware comprising a multi-stage-buffer and program code

A computing unit (100), comprises first circuitry (110) configured to determine at least one memory address based on a first program code and to receive data stored at the memory address. A second circuitry (120) is configured to perform arithmetic operations based on a second program code using the received data.