• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. Design of step-graded AlGaN buffers for GaN-on-Si heterostructures grown by MOCVD
 
  • Details
  • Full
Options
2023
Journal Article
Title

Design of step-graded AlGaN buffers for GaN-on-Si heterostructures grown by MOCVD

Abstract
For the growth of low-defect crack-free GaN heterostructures on large-area silicon substrates, compositional grading of AlGaN is a widely adapted buffer technique to restrict the propagation of lattice-mismatch induced defects and balance the thermal expansion mismatch-induced tensile stress. So far, a consolidation of the design strategy of such step-graded buffers has been impaired by the incomplete understanding of the effect of individual buffer design parameters on the mechanical and microstructural properties of the epilayers. Herein, we have analyzed a series of metal-organic chemical vapor deposition grown GaN/graded-AlGaN/AlN/Si heterostructures through in situ curvature measurements and post-growth x-ray diffraction (XRD). Our results reveal that in such epi structures, the GaN layer itself induces more compressive stress than the AlGaN buffer, but the underlying AlGaN layers dictate the magnitude of this stress. Furthermore, for a fixed AlGaN buffer thickness, the mean-stress accumulated during the GaN growth is found to be correlated with its structural properties. Specifically, one µm thick GaN layers that acquire 1.50 GPa or higher compressive mean-stress are seen to possess $20\bar 21$ XRD ω-FWHM values less than 650 arc-sec. Also, the evolution of instantaneous stresses during the growth of the AlGaN layers is found to be a valuable indicator for buffer optimization, and composition difference between successive layers is established as a crucial criterion. The results also show that increasing the total buffer thickness (for a fixed number of steps) or increasing the number of steps (for a fixed total buffer thickness) may not always be beneficial. Irrespective of the buffer thickness, optimized high electron mobility transistor structures show similarly low sheet-resistance (∼350 Ω □)-1 and high mobility (∼2000 cm2 V-1 s -1) at room temperature.
Author(s)
Ghosh, Septarsi
University of Cambridge  
Hinz, Alexander Martin  
Fraunhofer-Institut für Organische Elektronik, Elektronenstrahl- und Plasmatechnik FEP  
Frentrup, Martin
University of Cambridge  
Alam, Saiful
University of Cardiff
Wallis, David J.
University of Cambridge  
Oliver, Rachel A.
University of Cambridge  
Journal
Semiconductor Science and Technology  
Open Access
DOI
10.1088/1361-6641/acb9b6
Language
English
Fraunhofer-Institut für Organische Elektronik, Elektronenstrahl- und Plasmatechnik FEP  
Keyword(s)
  • heterostructures

  • silicon substrates

  • XRD

  • heteroepitaxi

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024