• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Scopus
  4. Enhancing Litz Wire Power Loss Calculations by Combining a Sparse Strand Element Equivalent Circuit Method with a Voronoi-Based Geometry Model
 
  • Details
  • Full
Options
2022
Journal Article
Title

Enhancing Litz Wire Power Loss Calculations by Combining a Sparse Strand Element Equivalent Circuit Method with a Voronoi-Based Geometry Model

Abstract
High-frequency (HF) litz wires are increasingly used to increase the power density of power electronic systems. The wires installed in such applications consist of several hundreds or even thousands of strands sophistically twisted on multiple geometry levels. The novelty of the presented impedance extraction approach lies in a significant reduction of the calculation effort and the resolution of the litz wires with high copper fill factors (up to more than 60%) by a new multilevel Voronoi approach. The speedup is realized by a geometry-based restriction of the calculation of the inductive coupling of strand section pairs. The calculation of large coupling matrices can, therefore, be bypassed by a direct evaluation of sparse inductance matrices of lower dimension. Combined with an efficient implementation, the new sparse strand element equivalent circuit method requires less than 10% of RAM and only 0.1% of CPU time for the impedance extraction compared to the established partial element equivalent circuit method for high-frequency litz wires. Benchmarks with this established method demonstrate less than 1% deviation for the frequency-dependent impedances up to 1 MHz.
Author(s)
Roßkopf, Andreas  
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Brunner, Carla
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Journal
IEEE transactions on power electronics  
Open Access
DOI
10.1109/TPEL.2022.3169992
Additional full text version
Landing Page
Language
English
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Keyword(s)
  • Impedance extraction

  • litz wire

  • partial element equivalent circuit (PEEC)

  • strand element equivalent circuit (SEEC)

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024