• English
  • Deutsch
  • Log In
    Password Login
    or
  • Research Outputs
  • Projects
  • Researchers
  • Institutes
  • Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. Performance of vertical gate-all-around nanowire p-MOS transistors determined by boron depletion during oxidation
 
  • Details
  • Full
Options
2023
Journal Article
Titel

Performance of vertical gate-all-around nanowire p-MOS transistors determined by boron depletion during oxidation

Abstract
Vertical junctionless gate-all-around nanowire transistors show excellent electrical performance and can be fabricated using a top-down approach in conventional CMOS process technology. Thinning of the nanowires to the desired diameter is obtained by sacrificial wet oxidation. Then, the gate oxide is grown by dry oxidation. These oxidation steps deeply affect the doping distribution in the nanowire due to dopant segregation and self-interstitial injection, especially for p-type dopants. This effect is more pronounced in 3D nanostructures with respect to bulk devices, due to geometry. Modeling the resulting doping distribution is a prerequisite for understanding the electrical properties of the devices and exploring their potential for optimization. In this work, 3D TCAD process and device simulations were performed using Synopsys Sentaurus and the results are compared with experimental data of devices fabricated at CNRS-LAAS. The impact of the implemented process and device models and their capability to predict nanowire properties and device behavior is assessed.
Author(s)
Rossi, Chiara orcid-logo
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB
Burenkov, Alex
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB
Pichler, Peter orcid-logo
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB
Bär, Eberhard orcid-logo
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB
Müller, Jonas
LAAS-CNRS
Larrieu, Guilhem
LAAS-CNRS
Zeitschrift
Solid-State Electronics
Thumbnail Image
DOI
10.1016/j.sse.2022.108551
Language
English
google-scholar
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB
Tags
  • Nanowire FET

  • 3D TCAD

  • Process simulation

  • Device simulation

  • Oxidation

  • Boron segregation

  • Junctionless transistor

  • Gate-all-around

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Send Feedback
© 2022