• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. A 500 mV, 4.5 mW, 16 GHz VCO with 33.3% FTR, designed for 5G applications
 
  • Details
  • Full
Options
2020
Conference Paper
Title

A 500 mV, 4.5 mW, 16 GHz VCO with 33.3% FTR, designed for 5G applications

Abstract
In this paper, we present the design methodology and measurement results of a low-power, ultra-wide range Voltage Controlled Oscillator (VCO), with frequency range varying from 13.1-18.4 GHz. The design is fabricated in the 22-nm fully depleted Silicon-on-Insulator (FDSOI) CMOS technology from Globalfoundaries. The VCO is interfaced with a cascode buffer. The physical insights of the super-low-threshold-voltage transistors with adaptive back-gate-biasing is used in the design implementation. The fabricated chip is characterized on the wafer-probe station using manual and automated measurements. The VCO exhibits a frequency-tuning ratio (FTR) of 33.3 % and a power consumption of ≈ 4.5 mW with a supply voltage of 500 mV and back gate bias voltage of 500 mV.
Author(s)
Kumar, P.
Stajic, D.
Böhme, E.
Isa, E.N.
Maurer, L.
Mainwork
IEEE Nordic Circuits and Systems Conference, NorCAS 2020  
Conference
Nordic Circuits and Systems Conference (NorCAS) 2020  
DOI
10.1109/NorCAS51424.2020.9265006
Language
English
Fraunhofer-Einrichtung für Mikrosysteme und Festkörper-Technologien EMFT  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024