Analysis of flip-chip solder joints under isothermal vibration loading

This work focuses on the reliability needs which are caused by the use of recent package solutions for harsh environmental use cases such as assisted or autonomous driving. Simultaneous thermal and mechanical loading of highly integrated packages as Flip-Chip (FC) packages has to be considered, investigated and understood. An earlier introduced test approach used to investigate CR0805 solder joints under combined loading was modified to enable the analysis of FC solder joints. Thus, investigations of solder joint geometries of FC, CSP and BGA packages are now possible. In this work, results on the fatigue behaviour of SnAgCu FC solder joints will be shown. The experiments were conducted under varied harmonic vibration amplitudes at room temperature. A 4.6 x 2.6 mm 2 bare die FC package with a 5 x 5 interconnection grid was tested. Bump size, pad diameter and stand-off are 370 mm, 330 mm and 280 mm , respectively. The damage and fatigue behaviour of the FC solder joints was examined using cross sections. First, test results show damage of solder joints stressed with a peak-to-peak deflection of 1.6 mm for up to 75 Million cycles at room temperature. The damage occurred within the solder volume in very close proximity to or at the substrate pad intermetallic interface. Further tests considering varied stress levels are ongoing.