• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Introducing the universal verification methodology (UVM) in SystemC and SystemC-AMS
 
  • Details
  • Full
Options
2014
Presentation
Title

Introducing the universal verification methodology (UVM) in SystemC and SystemC-AMS

Title Supplement
Presentation held at the 20th NASCUG Meeting 2014, June 2, 2014, held at the Design Automation Conference 2014 (DAC) in San Fancisco, California
Abstract
This presentation introduces the Universal Verification Methodology (UVM) built in SystemC/C++ (UVM-SystemC), to advance current system-level verification practices. UVM-SystemC enables the creation of structured, modular, configurable and reusable testbench environment. Unlike other initiatives to create UVM in SystemC, the presented proof-of-concept class library uses identical constructs as defined in the UVM standard for test and sequence creation, verification component and testbench configuration and execution by means of simulation. Users familiar with either SystemC and/or UVM will immediately feel comfortable to start using UVM-SystemC right away. In a nutshell, the talk describes the concepts of UVM-SystemC and shows how they can be applied to real-world designs from the digit al and mixed-signal domains: Basic UVM classes and their function are introduced Differences with respect to UVM in SystemVerilog are highlighted (Hierarchical) UVM sequences describing test scenarios are discussed Example: SystemC AMS timed dataflow driver in UVM-SystemC UVM-SystemC has been developed in the research project VERDI (Verification for heterogeneous Reliable Design and Integration, funded by the European Union's Seventh Framework Programme (FP7), including the partners NXP, Infineon, Continental, Magillem, UPMC, and the Fraunhofer Institute for Integrated Circuits. The UVM-SystemC Language Reference Manual and associated class library will be handed to the Accellera Systems Initiative enabling further development and standardization.
Author(s)
Einwich, Karsten
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Barnasconi, Martin
NXP Semiconductors
Vörtler, Thilo
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Klotz, Thomas
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Project(s)
VERDI  
Funder
European Commission EC  
Conference
North American SystemC User's Group (NASCUG Meeting) 2014  
Design Automation Conference (DAC) 2014  
DOI
10.24406/publica-fhg-384539
File(s)
Download (4.03 MB)
Rights
Under Copyright
Language
English
Fraunhofer-Institut für Integrierte Schaltungen IIS  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024