An architecture for a high performance programmable rendering engine

We present an architecture for a hogh-performance programmable rendering engine. This chip or chip-set will be able to deliver one Gouraud-shaded, z-buffered, texture-modulated and alphablended pixel every clock cycle. Focus of the paper is the derivation of the architecture of the pixel processing block from the applied algorithms. (IGD)