• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. Simulation of the influence of via sidewall tapering on step coverage of sputter-deposited barrier layers
 
  • Details
  • Full
Options
2002
Journal Article
Title

Simulation of the influence of via sidewall tapering on step coverage of sputter-deposited barrier layers

Other Title
Simulation des Einflusses des Seitenwand-Winkels von Kontaktlöchern auf die Kantenbedeckung von mittels Sputtern abgeschiedener Schichten
Abstract
Simulation has been used to evaluate the influence of the geometry of etched vias (i.e. of varying aspect ratios and sidewall taper angles) in terms of the step coverage that can be achieved for subsequently sputter-deposited barrier layers. The simulations are based on geometrical parameterization of the etched geometry combined with physical-based simulation of barrier sputter deposition. Significant enhancement of step coverage with increasing tapering of via sidewalls is predicted. The optimum distance between target and wafer for long-throw sputter deposition depends on the aspect ratio and sidewall taper angle of the via.
Author(s)
Bär, E.  orcid-logo
Lorenz, J.  
Ryssel, H.
Journal
Microelectronic engineering  
DOI
10.1016/S0167-9317(02)00805-5
Language
English
IIS-B  
Keyword(s)
  • process simulation

  • interconnect

  • sputter deposition

  • barrier layer

  • Prozess-Simulation

  • Verbindungsstruktur

  • Barriereschicht

  • Sputterabscheidung

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024