Memory structure and data flow control for HDTV systems

Most of the algorithms recommended for the signal processing components of HDTV require the storage of the video signal in some form of memory. For the installation of integrated HDTV subsystems in systems with various configurations, variable control of the data flow, i.e. flexible memory addressing, is necessary. This paper discusses various memory design concepts and their interaction with a controller, deriving the addressing function from the signal processing algorithms. The development of the controller is described, and also a compact system implementation using the most modern construction and interconnection techniques.