• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. Influence of SiC chip thickness on the power cycling capability of power electronics assemblies - A comprehensive numerical study
 
  • Details
  • Full
Options
2023
Journal Article
Title

Influence of SiC chip thickness on the power cycling capability of power electronics assemblies - A comprehensive numerical study

Abstract
Silicon carbide (SiC), as one of the most favorite wide band gap semiconductor materials, is often applied in power electronics nowadays. The reliability of SiC packages, however, hasn't been sufficiently investigated yet, and unexploited potentials are still expected. One critical impact parameter is the geometric chip design, from which its thickness is the most easily accessible feature. In this paper, finite element simulations are performed to investigate the influence of SiC chip thickness on the power cycling capability based on a "standard" power electronics assembly concept. The results show a potential increase of the power cycling lifetime for solder fatigue by 7 times and bond wire lift-off by 8 times when decreasing the SiC chip thickness from 350 μm to 50 μm. On the other hand, by decreasing the chip thickness, the risk for chip fracture increases due to increasing tensile stresses in the chip surface.
Author(s)
Zhao, Dawei
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Letz, Sebastian  
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Leib, Jürgen  
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Schletz, Andreas  
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Journal
Microelectronics reliability  
Open Access
DOI
10.1016/j.microrel.2023.115091
Language
English
Fraunhofer-Institut für Integrierte Systeme und Bauelementetechnologie IISB  
Keyword(s)
  • bond wire lift-off

  • chip stress

  • FE-modelling

  • Lifetime

  • Power cycling capability

  • solder fatigue

  • Thinning SiC chip

  • variation of thickness

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024