• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Low cost bumping by stencil printing. Process qualification for 200 mu m pitch
 
  • Details
  • Full
Options
1998
Conference Paper
Title

Low cost bumping by stencil printing. Process qualification for 200 mu m pitch

Abstract
A key issue for the introduction of flip chip technology for automotive, telecommunication and consumer applications is the implementation of low cost bumping processes, since the established methods need expensive equipment for metal sputtering and photolithography. At present, there are several methods for creating bumps on the die. One new method that has the potential to be much less expensive than current technologies is stencil printing. In this paper, the stencil printing method for wafer solder bumping is described using electroless nickel as a layer between the IC bond pad and the solder. Stencil printing for SMT and fine pitch BGA structures is established as a low cost standard process. Using the same equipment with modified printing parameters and materials, a low cost wafer bumping process has been transferred to serial production. This paper presents the results of ultra fine pitch stencil printing of solder paste on wafers (down to 200 mu m and 150 mu m pitch) discussing quality and yield. A software tool for stencil layout design was developed and predicted bump heights are compared to experimental results. In the first part of the paper, the process flow of this economical bumping method for flip chip technology is described in detail. The key aspects of solder paste printing with optimized aperture size and shapes are outlined and the printing results are presented. In the second part of the paper, a comparison of measured standard deviations of bump heights and the quality demands for ultra fine pitch flip chip assembly are also shown.
Author(s)
Klöser, J.
Heinricht, K.
Jung, E.
Lauter, L.
Ostmann, A.
Aschenbrenner, R.
Reichl, H.
Mainwork
International Symposium on Microelectronics 1998. Proceedings  
Conference
International Symposium on Microelectronics 1998  
Language
English
Fraunhofer-Institut für Zuverlässigkeit und Mikrointegration IZM  
Keyword(s)
  • fine-pitch technology

  • flip-chip devices

  • integrated circuit interconnections

  • integrated circuit packaging

  • integrated circuit yield

  • quality control

  • Soldering

  • surface topography

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024