• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Abstract technology handling for generator-based analog circuit design
 
  • Details
  • Full
Options
2015
Conference Paper
Title

Abstract technology handling for generator-based analog circuit design

Abstract
Designing analog and mixed-signal integrated circuits is still a matter of comprehensive manual tasks. Although a variety of optimization-based and procedural generator-based analog design automation approaches have been presented, they still lack a proper handling of so-called expert knowledge in an abstract way. We present a new method to capture expert knowledge by an abstract, generator-based analog circuit description. This approach moves detailed procedural circuit descriptions further towards a high-level description. Using the presented method, the circuit is defined by generic code which is converted to an abstract graph representation. The graph is subsequently used to apply technology-specific design rules and further constraints to ensure DRC-clean and robust layouts. As a result, a much wider set of advanced technology nodes can be targeted by the same parameterizable, procedural circuit description compared to previous approaches. Therefore, re-use of dedicated circuit blocks is improved which both eases utilization by designers and supports circuit optimization.
Author(s)
Prautsch, Benjamin  orcid-logo
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Eichler, Uwe  orcid-logo
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Reich, Torsten  
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Puppala, Ajith
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Lienig, Jens
TU Dresden
Mainwork
Zuverlässigkeit und Entwurf - Reliability by Design  
Project(s)
Things2Do
Funder
Bundesministerium für Bildung und Forschung BMBF (Deutschland)  
Conference
Fachtagung "Zuverlässigkeit und Entwurf" (ZuE) 2015  
Link
Link
Language
English
Fraunhofer-Institut für Integrierte Schaltungen IIS  
Keyword(s)
  • IntelligentIP

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024