• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Scopus
  4. Generating an AES11-compatible media clock in a System-on-Chip (SoC) for use in real-time audio streaming via AoIP
 
  • Details
  • Full
Options
2025
Conference Paper
Title

Generating an AES11-compatible media clock in a System-on-Chip (SoC) for use in real-time audio streaming via AoIP

Abstract
The transmission of high-quality, low-latency audio over IP (AoIP) networks demands precise synchronization of distributed devices, particularly through alignment of local media clocks to a global reference via IEEE 1588 Precision Time Protocol (PTP). A media clock is a high-precision timing signal used to control the sampling, playback, or recording of digital media - typically audio or video - at a consistent and accurate rate. It ensures that all devices in a network play out or capture audio samples in perfect temporal alignment.The generation of media clocks for AoIP systems remains an open challenge, as no widely adopted standard or open-source reference design currently exists. Existing solutions are typically implemented on FPGAs, often relying on proprietary architectures with limited transparency and accessibility. The only established guideline is the AES11 standard, which specifies stringent requirements for such clocks - limiting jitter to ±5% of the sample period - and has been adopted in AES67 and RAVENNA. This lack of standardized or openly available implementations, however, leaves the practical derivation of a stable, PTP-synchronized media clock largely unclear.To address this gap, this paper presents a hardware-software co-design methodology for deriving an AES11-compliant media clock from IEEE 1588 PTP. The proposed approach combines the Common Platform Time Sync (CPTS) module of Texas Instruments' AM62x System-on-Chip (SoC) with the LMK05318B jitter-cleaning clock generator. By leveraging a pulse-per-second (PPS) signal phase-locked to a PTP grandmaster, the system achieves sub-100 ns alignment accuracy and 35 ps RMS jitter, surpassing AES11 requirements.The implementation demonstrates how cost-efficient embedded platforms without native media clocking capabilities can be adapted for professional AoIP systems such as AES67, while maintaining interoperability and scalability. Although validated on the AM62x and LMK05318B, the methodology is transferable to other embedded platforms featuring PTP-based timestamping and any clock synchronizer supporting IEEE 1588.
Author(s)
Alishammat, Zain Alabedin
Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut HHI  
Kron, Thorben
Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut HHI  
Mainwork
IEEE 6th International Symposium on the Internet of Sounds (IS2) 2025  
Conference
International Symposium on the Internet of Sounds 2025  
DOI
10.1109/IS264627.2025.11284589
Language
English
Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut HHI  
Keyword(s)
  • AES11

  • AoIP

  • clock synchronisation

  • IEEE-1588 PTP

  • Media Clock

  • wall clock

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024