• English
  • Deutsch
  • Log In
    Password Login
    or
  • Research Outputs
  • Projects
  • Researchers
  • Institutes
  • Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. A synchronous FPGA design of a bilateral filter for image processing
 
  • Details
  • Full
Options
2009
Conference Paper
Titel

A synchronous FPGA design of a bilateral filter for image processing

Abstract
In this paper a new FPGA design concept of a bilateral filter for image processing is presented. With the aid of this design the bilateral filter can be realized as a highly parallelized pipeline structure with very good utilization of dedicated resources. The innovation of the design concept lies in sorting the input data into groups in a manner that kernel based processing is possible. Another feature of the kernel based design concept is the increase of the clock to the quadruple of the pixel clock in the filter architecture. The sorting of the pixels and the quadruplication of the pixel clock are the key to the synchronous FPGA design using a parallelized pipeline architecture. The synchronicity of the design assures constant output delay which can be computed after the hardware specification is known. For acceleration of the design concept the separability and symmetry of the geometric filter component is utilized, also reducing the complexity of the design. Combined with parallel pipeline design a significant decrease of resource consumption can also be achieved. Thus the presented design can easily be implemented on a common medium sized FPGA.
Author(s)
Gabiger, A.
Kube, M.
Weigel, R.
Hauptwerk
35th Annual Conference of IEEE Industrial Electronics, IECON 2009. Proceedings. Vol.3
Konferenz
Industrial Electronics Society (Annual Conference IECON) 2009
Thumbnail Image
DOI
10.1109/IECON.2009.5414894
Language
English
google-scholar
Fraunhofer-Institut für Integrierte Schaltungen IIS
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Send Feedback
© 2022