Low-Temperature Silicon Deposition by Means of Hot-Wire Chemical Vapour Deposition

In this work, a low substrate temperature silicon deposition process by means of hot-wire chemical vapor deposition was developed. This process was developed in order to facilitate silicon deposition directly onto a pre-fabricated application-specific integrated circuit (ASIC).
To further understand the parameter interactions and optimize the processes, an advanced model of the gas-phase and surface reactions in the HWCVD process was developed. By comparing the simulation model to experimental results, a clear correlation between the resulting film crystallinity and the simulated absorption rates of high surface mobility species (especially SiH3) has been observed and interpreted. These films were then deposited onto substrates with pre-fabricated NMOS structures, and then were subject to structuring and release processes.
The results of this work highlight the development of an advanced simulation model to provide new industrially relevant insights into HWCVD silicon. In addition, the low-substrate temperature process opens new possibilities for reductions in size of MEMS and ASIC integrated devices.