• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Multiple flip-chip assembly for hybrid compact optoelectroi modules using electroplated AuSn solder Bumps
 
  • Details
  • Full
Options
2006
Conference Paper
Title

Multiple flip-chip assembly for hybrid compact optoelectroi modules using electroplated AuSn solder Bumps

Abstract
The hybrid integration of several electrical and optical chips 011 a common substrate is an important technology for merging highly functional optoelectronic modules. To fabricate such a hybrid compact optoelectronic module, it is essential to develop a multiple flip-chip assembly technique 011 a common substrate. In this study, four Si chips were flip-chip bonded successively 011 a common substrate using electroplated AuSn solder bumps. However the high thermal conductivity of the substrate and a multiple reflow process could make solder bumps formed 011 the substrate tend to be affected by neighboring ones significantly during several repeated bonding steps. As a result, it is difficult to perform an interconnection that shows high bonding strength. This paper will discuss the correlation between the successive multiple flip-chip assembly and after-bonding characteristics such as die shear strength, micro structures of remelted joints between AuSn solder bumps and chip pads.
Author(s)
Chu, K.-M.
Lee, J.-S.
Oppermann, H.
Engelmamr, G.
Wolf, J.
Reichl, H.
Jeon, D.Y.
Mainwork
International Symposium on Microelectronics 2006. Proceedings  
Conference
International Symposium on Microelectronics 2006  
Language
English
Fraunhofer-Institut für Zuverlässigkeit und Mikrointegration IZM  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024