• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Scopus
  4. CSA-CiM: Enhancing Multifunctional Computing-in-Memory With Configurable Sense Amplifiers
 
  • Details
  • Full
Options
2025
Journal Article
Title

CSA-CiM: Enhancing Multifunctional Computing-in-Memory With Configurable Sense Amplifiers

Abstract
Computing-in-memory (CiM) effectively alleviates the memory wall problem faced by traditional von Neumann architectures when handling data-intensive applications. Most CiM arrays employ dedicated sense amplifiers (SAs) to perform specific functions, and prior configurable CiM arrays achieve multifunctionality by stacking multiple SAs with corresponding functions. However, the independent nature of these SAs, particularly the analog-to-digital converter (ADC), results in excessive energy and area consumption. In this article, we propose a configurable multifunctional ferroelectric field effect transistor (FeFET)-based CiM array design, including configurable peripheral circuit with corresponding multifunctionalities and reusable SA components, to reduce energy consumption and latency. The array cells perform logical AND and XNOR operations, and the proposed SA can be configured to operate in either ADC or winner-take-all (WTA) modes, thereby enabling the array to implement both multiplication-accumulation (MAC) and associative search operations. Instead of operating independently, the WTA component within the SA participates as a flash stage in successive approximation register (SAR) conversions in ADC mode, thus enhancing the WTA utilization, energy efficiency and compactness. By integrating the multifunctional CiM array and the configurable SA, our design supports MAC, Hamming-distance computation (HDC), and nearest neighbor search (NNS) operations within the same structure. Compared to existing works, our design achieves energy efficiency improvements of 7.2× for MAC, 2.9× for HDC, and EDP improvement of 6.4× for NNS, respectively.
Author(s)
Jiang, Yuxiao
College of Information Science and Electronic Engineering, Zhejiang University
Ni, Kai
College of Engineering
Kämpfe, Thomas  orcid-logo
Fraunhofer-Institut für Photonische Mikrosysteme IPMS  
Zhuo, Cheng
Zhejiang University
Yan, Zheyu
Zhejiang University
Yin, Xunzhao
College of Information Science and Electronic Engineering, Zhejiang University
Journal
IEEE transactions on computer-aided design of integrated circuits and systems  
Funder
National Natural Science Foundation of China  
DOI
10.1109/TCAD.2024.3506864
Language
English
Fraunhofer-Institut für Photonische Mikrosysteme IPMS  
Keyword(s)
  • Analog-to-digital converter (ADC)

  • compute-in-memory (CiM)

  • ferroelectric field-effect transistor (FeFET)

  • winner-take-all (WTA)

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024