• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Exploration of DDR5 with the open-source simulator DRAMSys
 
  • Details
  • Full
Options
2021
Conference Paper
Title

Exploration of DDR5 with the open-source simulator DRAMSys

Abstract
Over the last five decades, we have seen a continuous evolution in DRAM technology, always targeting lower cost per bit, higher device capacity, higher bandwidth, and lower power consumption. The most recent DRAM standard released by JEDEC in mid 2020 is DDR5. It exhibits several new features, for example two channels on a single DIMM, same-bank refresh, and data rates up to 8400 MT/s. As a result, DDR5 greatly enlarges the DRAM device options, while the selection of a suitable device heavily depends on the application. In this paper, we investigate the performance of the new DDR5 standard in depth, compare it to its predecessor DDR4, and derive key observations that help selecting a suitable DRAM configuration. We present a new DDR5 simulation model based on the open-source simulator DRAMSys. This is to the best of our knowledge the first DDR5 simulation model. The model is the base for all of our investigations.
Author(s)
Steiner, Lukas
Jung, Matthias  
Fraunhofer-Institut für Experimentelles Software Engineering IESE  
Wehn, Norbert
Mainwork
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, MBMV 2021. 24. Workshop  
Funder
Deutsche Forschungsgemeinschaft DFG  
Conference
Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) 2021  
Language
Fraunhofer-Institut für Experimentelles Software Engineering IESE  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024