Scopus
Permanent URI for this collection
Browse
Browsing Scopus by Subject "1/f noise"
Results Per Page
Sort Options
-
Publication1F-1T Array: Current Limiting Transistor Cascoded FeFET Memory Array for Variation Tolerant Vector-Matrix Multiplication Operation( 2023)
;Sk, Masud Rana ;Thunder, Sunanda ;Laleni, Nelli ;Raffel, Yannick ;Lederer, Maximilian ;Pirro, Luca ;Chohan, Talha ;Hsuen, Jing Hua ;Wu, Tian Li ;De, SouravChakrabarti, BhaswarThis letter proposes a memory cell, denoted by 1F-1 T, consisting of a ferroelectric field-effect transistor (FeFET) cascaded with another current-limiting transistor (T). The transistor reduces the impact of drain current ( Id ) variations by limiting the on-state current in FeFET. The experimental data from our 28 nm high-k-metal-gate (HKMG) based FeFET calibrates and simulates the memory arrays. The simulation indicates a significant improvement in bit-line (BL) current ( IBL ) variation and the accuracy of vector-matrix multiplication of the 1F-1 T memory array. The system-level in-memory computing simulation with 1F-1T synapses shows an inference accuracy of 97.6% for the MNIST hand-written digits with multi-layer perceptron (MLP) neural networks.