English
Deutsch
Log In
Log in with Fraunhofer Smartcard
Password Login
Research Outputs
Fundings & Projects
Researchers
Institutes
Statistics
Fraunhofer-Gesellschaft
Home
Fraunhofer-Gesellschaft
Projekt
Energy-aware System-on-Chip design of the HIPERLAN/2 standard
Export
Statistics
Options
Show all metadata (technical view)
EASY
Details
Project Partner
Project Title
Energy-aware System-on-Chip design of the HIPERLAN/2 standard
OpenAIRE ID
IST-2000-30093
Loading...
Loading...
Start Date
September 1, 2001
End Date
February 28, 2005
Framework Progam
FP5
Funding Program
FP5-IST