Mermet, J.2022-03-022022-03-0219920-7923-9253-1https://publica.fraunhofer.de/handle/publica/128442VHDL for simulation, synthesis, and formal proofs of hardware