• English
  • Deutsch
  • Log In
    Password Login
    or
  • Research Outputs
  • Projects
  • Researchers
  • Institutes
  • Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Anderes
  4. Getting To Tape-Out Quicker With Analog Layout Generators
 
  • Details
  • Full
Options
2019
Blog Post
Titel

Getting To Tape-Out Quicker With Analog Layout Generators

Titel Supplements
Redaktionell betreuter Blog-Beitrag auf https://semiengineering.com, 07.10.2019
Abstract
Generators for schematics, test benches, simulation control, and layouts can significantly increase efficiency in the various design phases. All design engineers know it well: there is hardly any time left until tape-out, but the amount of work that remains is not decreasing as fast as the deadline is approaching. The intricate schematic must still be implemented as a layout, and many recurring tasks slow down the progress. The real crux often lies in specific parts of the circuit - parts that often have lower performance demands but are necessary and take up a great deal of time in the design stage. Can automation help to save time here?
Author(s)
Prautsch, Benjamin orcid-logo
Fraunhofer-Institut für Integrierte Schaltungen IIS
Thumbnail Image
Externer Link
Externer Link
Language
English
google-scholar
Fraunhofer-Institut für Integrierte Schaltungen IIS
Tags
  • IntelligentIP

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Send Feedback
© 2022