• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Layout synthesis algorithm of embedded passive components for RF and EMC reliable system design
 
  • Details
  • Full
Options
2004
Conference Paper
Title

Layout synthesis algorithm of embedded passive components for RF and EMC reliable system design

Abstract
The integration of passive components onto a module platform offers great potential for miniaturization of RF and microwave systems. Development of component design with respect to electrical requirements is one of the challenges in RF system design. This paper first time introduces layout synthesis algorithm for embedded passive components like capacitor, resistor and inductor. For required electrical parameter of embedded passives (main values) including RF characteristic (resonant frequency, quality factor, 3dB cutoff frequency) the optimized component layout will be generated. For electrical simulation respective s-parameter and equivalent circuit model will be derived. This synthesis procedure is a break through for modem RF system design. The synthesis algorithm is universal and can be applied easily for various design types of embedded inductors, capacitors and resistors. The method will be demonstrated using HDI organic square loop inductors as a specific example.
Author(s)
Sommer, G.
John, W.
Reichl, H.
Mainwork
8th IEEE Workshop on Signal Propagation on Interconnects. Proceedings  
Conference
Workshop on Signal Propagation on Interconnects 2004  
Language
English
Fraunhofer-Institut für Zuverlässigkeit und Mikrointegration IZM  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024