• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. High-Performance Delaunay Triangulation for Many-Core Computers
 
  • Details
  • Full
Options
2014
Conference Paper
Title

High-Performance Delaunay Triangulation for Many-Core Computers

Abstract
We present an efficient implementation of a Dwyer-style Delaunay triangulation algorithm that runs in O(N) expected time. An implicit quad-tree is constructed directly from the floating point bit patterns of the input points by sorting the corresponding Morton codes with a radix sorting procedure. This unique structure adapts elegantly to any (non-)uniform distribution of input points and increases the accuracy of the merging calculations by grouping floating point values with similar bit patterns. Our implementation allows for easy parallelization and we demonstrate a record construction speed of one Billion Delaunay triangles in just 8s on a many-core SMP machine.
Author(s)
Fütterling, V.
Fraunhofer-Institut für Techno- und Wirtschaftsmathematik ITWM  
Lojewski, C.
Fraunhofer-Institut für Techno- und Wirtschaftsmathematik ITWM  
Pfreundt, F.-J.
Fraunhofer-Institut für Techno- und Wirtschaftsmathematik ITWM  
Mainwork
High Performance Graphics 2014  
Conference
Symposium on High Performance Graphics 2014  
DOI
10.2312/hpg.20141098
Language
English
Fraunhofer-Institut für Techno- und Wirtschaftsmathematik ITWM  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024