• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Abschlussarbeit
  4. Design, synthesis and implementation of a VHDL-model for an IDE-harddisc-controller that complies with ATA-standard
 
  • Details
  • Full
Options
2003
Diploma Thesis
Title

Design, synthesis and implementation of a VHDL-model for an IDE-harddisc-controller that complies with ATA-standard

Thesis Note
Berlin, TU, Dipl.-Arb., 2003
Author(s)
Kretschmer, H.
Advisor(s)
Talmi, M.
Weber, T.
Publishing Place
Berlin
Language
English
Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut HHI  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024