English
Deutsch
Log In
Log in with Fraunhofer Smartcard
Password Login
Research Outputs
Fundings & Projects
Researchers
Institutes
Statistics
Fraunhofer-Gesellschaft
Home
Fraunhofer-Gesellschaft
Abschlussarbeit
Design, synthesis and implementation of a VHDL-model for an IDE-harddisc-controller that complies with ATA-standard
Details
Full
Export
Statistics
Options
Show all metadata (technical view)
2003
Diploma Thesis
Title
Design, synthesis and implementation of a VHDL-model for an IDE-harddisc-controller that complies with ATA-standard
Thesis Note
Berlin, TU, Dipl.-Arb., 2003
Author(s)
Kretschmer, H.
Advisor(s)
Talmi, M.
Weber, T.
Publishing Place
Berlin
Language
English
Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut HHI