Exploration of dual supply voltage logic synthesis in state-of-the-art ASIC design flows