• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Scopus
  4. Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing
 
  • Details
  • Full
Options
2026
Conference Paper
Title

Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing

Abstract
Approximate computing improves performance and energy efficiency for error-tolerant applications such as machine learning. Prior work has proposed approximate adder libraries for memristive crossbars using IMPLY and MAGIC stateful logic, primarily focusing on area optimization or fixed crossbar mappings. However, the impact of functional approximation under fully parallel crossbar execution remains largely unexplored. This work presents a framework for generating, mapping, and evaluating approximate Ripple Carry Adders (RCAs) implemented using MAGIC logic in memristive ReRAM crossbars under fully parallel crossbar execution. We explore a large design space by generating 458,752 approximate 8-bit RCA variants. Each design is synthesized into NOR/NOT logic and mapped onto a MAGIC crossbar at the micro-operation level. The resulting implementations are evaluated in terms of latency, memristor count, and functional accuracy using Mean Squared Error (MSE) and Mean Absolute Error (MAE). Pareto-optimal designs reveal key trade-offs between latency, area, and approximation error, highlighting the potential of MAGIC-based in-memory arithmetic for low-latency and energy-efficient computing.
Author(s)
Nabipour, Saeideh
German Research Center for Artificial Intelligence (DFKI)
Jha, Chandan Kumar
Universität Bremen
Shirinzadeh, Saeideh  orcid-logo
Fraunhofer-Institut für System- und Innovationsforschung ISI  
Drechsler, Rolf
German Research Center for Artificial Intelligence (DFKI)
Mainwork
IEEE 29th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2026. Proceedings  
Conference
International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2026  
DOI
10.1109/DDECS69233.2026.11521005
Language
English
Fraunhofer-Institut für System- und Innovationsforschung ISI  
Keyword(s)
  • Approximate computing

  • In-memory computing

  • MAGIC design style

  • Pareto-optimal

  • Ripple carry adders

  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024