Interlaced sampling for noise reduction

New algorithms called interlaced-correlated-double- and -triple-sampling are presented that perform noise reduction in analog discrete-time circuits. Both are based on multiple correlated-double-sampling principle. Theoretical improvement of noise reduction has been verified using computer simulations. The contribution also discusses CMOS realization of the proposed method.