Options
2020
Conference Paper
Title
Energy-area aware channel design for multi-chip interfaces
Abstract
Multi-chip communication interfaces on an interposer or a package substrate must consume minimum routing area while consuming low power in the transceiver blocks. This paper presents an algorithm to design this channel in view of energy and area metrics for a given transceiver topology. It is then show-cased using an example of silicon interposers.