A common approach to the analysis and optimization of bus systems and loss systems

The common-bus multiprocessor interconnection scheme is considered. The most serious limitations of the single-common bus are its reliability and interference between processors requesting the bus. A relatively simple extension is considered that overcomes these limitations, namely, a multiple bus system arising from duplication, triplication, etc. of the single common bus.