• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Fast and robust symbolic model order reduction with analog insydes
 
  • Details
  • Full
Options
2011
Conference Paper
Title

Fast and robust symbolic model order reduction with analog insydes

Abstract
Nowadays analog circuits become more and more complex. The growing number of devices hinder to understand the full behavior of these and new methods are required to support the design. This paper presents two new methods for handling complex nonlinear analog circuits which are available in the new release Analog Insydes 2011, the Mathematica toolbox for symbolic modeling, analysis and reduction of analog circuits. The transient symbolic model order reduction allows the approximation of behavioral models keeping static and dynamic properties. The new solving algorithm for symbolic equation systems based on sequential equations accelerates the simulation of the reference system as well as the verification of the reduced models. Furthermore, it increases the robustness of the solver permitting analyzes of significantly larger symbolic systems. As example, a voltage controller circuit is reduced using the introduced methods.
Author(s)
Hauser, M.
Salzig, C.
Dreyer, A.
Mainwork
Computer algebra in scientific computing. 13th international workshop, CASC 2011  
Conference
International Workshop on Computer Algebra in Scientific Computing 2011  
DOI
10.1007/978-3-642-23568-9_17
Language
English
Fraunhofer-Institut für Techno- und Wirtschaftsmathematik ITWM  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024