• English
  • Deutsch
  • Log In
    Password Login
    Research Outputs
    Fundings & Projects
    Researchers
    Institutes
    Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Artikel
  4. HED-TIE: A wafer-scale approach for fabricating hybrid electronic devices with trench isolated electrodes
 
  • Details
  • Full
Options
2017
Journal Article
Title

HED-TIE: A wafer-scale approach for fabricating hybrid electronic devices with trench isolated electrodes

Abstract
Organic-inorganic hybrid electronic devices (HEDs) offer opportunities for functionalities that are not easily obtainable with either organic or inorganic materials individually. In the strive for down-scaling the channel length in planar geometry HEDs, the best results were achieved with electron beam lithography or nanoimprint lithography. Their application on the wafer level is, however, cost intensive and time consuming. Here, we propose trench isolated electrode (TIE) technology as a fast, cost effective, wafer-level approach for the fabrication of planar HEDs with electrode gaps in the range of 100 nm. We demonstrate that the formation of the organic channel can be realized by deposition from solution as well as by the thermal evaporation of organic molecules. To underline one key feature of planar HED-TIEs, namely full accessibility of the active area of the devices by external stimuli such as light, 6,13-bis (triisopropylsilylethynyl) (TIPS)-pentacene/Au HED-TIEs are successfully tested for possible application as hybrid photodetectors in the visible spectral range.
Author(s)
Banerjee, S.
Bülz, Daniel  
Solonenko, D.
Reuter, Danny  
Deibel, C.
Hiller, Karla  
Zahn, Dietrich R.T.  
Salvan, G.
Journal
Nanotechnology  
DOI
10.1088/1361-6528/aa6713
Language
English
Fraunhofer-Institut für Elektronische Nanosysteme ENAS  
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Contact
© 2024