Design of a digital send-site synchronizing and deskewing circuit for multi-lane serial high-speed communication

As an approach to the prevailing synchronization deficiencies inherent in skew-sensitive multi-channel high-speed data transmission the design of a digital synchronizing and deskewing circuit on the part of the transmitter side is described. It is based on a concept of accurate skew determination on the physical outputs by a chained per-lane feedback.