EP2763347A1 A PUF is provided. The PUF comprises a bistable ring of a plurality of inverter stages, wherein the bistable ring comprises multiplexers interspersed between the inverter stages. The PUF is configured to change, in dependence on challenge bits applied to the multiplexers, a course of the bistable ring along which the inverter stages are serially connected via the multiplexers.
