MOVPE GROWTH OF III-V SOLAR CELLS ON SILICON IN 300MM CLOSED COUPLED SHOWERHEAD REACTOR

T. Roesener¹, H. Döscher², A. Beyer³, S. Brückner², V. Klinger¹, A. Wekkeli¹, P. Kleinschmidt², C. Jurecka³,

J. Ohlmann³, K. Volz³, W. Stolz³, T. Hannappel², A.W. Bett¹ and F. Dimroth¹

¹ Fraunhofer Institute for Solar Energy Systems (ISE), 79110 Freiburg, Germany

² Helmholtz Zentrum Berlin (HZB), 14109 Berlin, Germany

³ Philipps Universität Marburg, 35032 Marburg, Germany

Tobias.Roesener@ise.fraunhofer.de, phone: +49 761 4588 5119, fax: +49 761 4588 9250

ABSTRACT: III-V multi-junction solar cells grown on Ge substrates have achieved the highest solar cell conversion efficiency of 41.6 %. However, this device manufacturing is still costly and a major share of the cost can be attributed to the cost of the Ge substrate. Therefore, a replacement of Ge by Si would be beneficial. However, elaborate challenges arise from the 4.1% difference in lattice constant for Si and GaAs and due to the non-polar to polar interface leading to threading dislocations and anti-phase domains, respectively. To meet the required high crystalline quality for III-V multi-junction solar cells this paper presents approaches for the Si-to-GaAs transition evaluated on an industrial 300 mm CRIUS Closed Coupled Showerhead MOVPE reactor. Anti-phase domain free GaP nucleation layers with only 0.36% lattice mismatch at room temperature were grown on Si substrate. On top of these layers step-graded Ga_{1-x}In_xP buffer structures mediate the lattice constant to GaAs although present process parameters have not yet enabled confinement of threading dislocations inside the buffer structure. A promising alternative route is the growth of an all Ge buffer layer directly on Si. Here we report on the results of the used two-step growth process.

Keywords: III-V on Si, Epitaxy, Gallium Arsenide Based Cells.

1 INTRODUCTION

1.1 Motivation

III-V multi-junction solar cells are the state-of-the-art approach for achieving high efficiencies in photovoltaic energy conversion for terrestrial concentrator and space applications. The devices combine multiple pn-junctions of different band gap energies to absorb the spectrum of the sun more efficiently. Highest conversion efficiencies of up to 41.6 % have been achieved by GaInP/GaInAs/Ge lattice-matched triple-junction solar cells grown on Ge substrate [1]. To develop the multijunction concept further, an interesting option is to substitute Ge by Si. Using Si can increase the cell efficiency [2] and further advantages are the lower mass density and cost, higher crystal hardness and thermal conductivity, the existence of larger wafer diameter and the abundant availability. Therefore, the concept of combining III-V materials, such as GaAs, and Si has been investigated by researches for more than two decades, see for example [3,4,5].

Research on III-V solar cells on Si is strongly driven by their application as affordable commercial devices for renewable power generation and therefore the implementation in industrial high volume production is imperative. Acknowledging this intention, the investigations in this paper were entirely carried out by growth on an industrial feasible AIXTRON 300 mm CRIUS Closed Coupled Showerhead (CCS) MOVPE reactor with showerhead technology (figure 2).

1.2 Concepts for integration of III-V solar cells on Si

The integration of III-V materials on Si involves inherent challenges related to their rather different material properties. Amongst others, the growth of the polar on non-polar semiconductor may cause unintended formation of anti-phase domains (APDs) as well as anti-phase boundaries (APBs). Furthermore, one has to overcome the difference in lattice constant which depends on the used III-V material. This difference is the major cause for the generation of threading dislocations which can propagate into the active region of the solar cell device and degrade the solar cell performance.

In order to circumnavigate the task of changing lattice constant one can perform lattice matched III-V growth on Si in the diluted nitride (GaIn)(NAsP) material system. Although the growth can be lattice matched to Si and band gaps can be chosen in a range between 1-2 eV the drawback of this route is a short minority carrier diffusion length which significantly reduces the solar cell efficiency [6,7,8,9,10,11].

In contrast to this lattice matched approach the focus of this paper is the growth of III-V multi-junction solar cell structures along the lattice constant of GaAs and thus lattice mismatched to Si. Yet, the challenging 4.1 % difference in lattice constant between Si and GaAs has to be mastered by metamorphic buffer growth (figure 1).

The straightforward approach of direct GaAs growth on Si has been studied intensively in the past, e.g. in [3,4,5]. However, threading dislocation densities (TDDs) around 10⁷ cm⁻² in GaAs were observed [12,13] although TDDs well below 10⁶ cm⁻² are required for high-efficiency III-V solar cells [3,14]. Moreover, it is advisable to entirely avoid As during the initial growth phase of III-Vs on Si. As forms surface defects such as trenches, ridges or steps acting as defect nuclei. Simultaneously it reduces surface energy [15] and inhibits the rearrangement of Si surface atoms which is essential for the formation of one-domain Si surfaces which are considered to be a prerequisite for APD free III-V growth on Si [5]. Instead of direct transition from Si to GaAs and averting As-related defect nucleation at the same time we consider the nucleation of GaP on Si with a difference in lattice constant of only 0.36 % at room temperature as more favorable. The major challenge here is an APD-free GaP nucleation layer. This requires the preparation of a single-domain Si surface before the MOVPE growth process starts.

If an adequate GaP nucleation layer has been achieved a gradual increase of lattice constant to GaAs is

attainable by metamorphic $Ga_{1-x}In_xP$ or $GaAs_xP_{1-x}$ buffer structures (figure 1) [16].

Alternatively to III-V graded buffers it is an option to establish a Ge surface on Si which can be followed by (basically) lattice matched growth of GaAs solar cells on Ge. The Ge surface can be accomplished by grading layers in the $Si_{1-x}Ge_x$ system (figure 1). Though some results show low threading dislocation densities, RMS surface roughness of Si_{1-x}Ge_x buffer structures is still quite high [17] so that a further polishing step is required. Other groups investigated, instead of grading layers, a direct low temperature growth of Ge on Si and reported TDDs as low as 10⁵ cm⁻² and RMS surface roughness of 0.33 nm [18]. In combination with a two-step strainrelaxation procedure [19] and subsequent high temperature Ge growth a relaxed Ge layer can be established which can be followed by GaAs solar cell growth.

In this paper attention is given to GaP nucleation on Si followed by metamorphic $Ga_{1-x}In_xP$ buffer growth as well as a direct deposition of Ge on Si followed by the growth of a single junction GaAs solar cell.




Figure 1: For growth of GaAs based solar cells on Si a difference in lattice constant of 4.1 % can be overcome by $Ga_{1-x}In_xP$ or $GaAs_xP_{1-x}$ buffer growth after initial GaP nucleation or by a transition (gradually or directly) from Si to Ge which is (basically) lattice matched to GaAs.

2 EXPERIMENTAL METHODS

GaP, GaInP and Ge layers were grown on highly n-doped Si (100) with 2° and 6° offcut towards the [111] direction. The growth took place in an AIXTRON 300 mm CRIUS Closed Coupled Showerhead MOVPE reactor for industrial volume production with showerhead technology and 7x4 inch configuration (conversion to 1x12 inch readily available). The reactor was specially designed for simultaneous Si, Ge and III-V growth. Temperatures were measured by in-situ process monitoring with a LayTec EpiCurveTwinTT[©] system consisting of two detector heads for pyrometrical temperature measurement. Metal organic precursors TEGa, TMGa, TMIn and TBP were used for GaP/GaInP growth, GeH₄ for Ge growth and SiH₄ for Si growth (figure 2).

A GaP layer was grown (580 °C, 100 mbar, V/III = 10) on Si (figure 3(a)). The process starts with an initial in-situ oxygen desorption of the Si substrate by

high temperature H_2 annealing. Afterwards a Si buffer was grown, which was annealed at high temperature for proper surface preparation. Then a GaP seed layer was established using the low temperature pulsed nucleation method. More details on the used process can be found in [20, 21].




Figure 2: A 300mm CRIUS CCS with 7x4inch configuration (1x12" susceptor readily available) is used for III-V solar cell implementation on Si substrate.

On the basis of this GaP nucleation procedure a Si doped step-graded $Ga_{1-x}In_xP$ buffer structure was grown on top of a 150 nm thick GaP layer with a V/III ratio of 7.3, 620 °C surface temperature, 100 mbar reactor pressure and 9 buffer layers with 5.6 % increasing In content per step each 200 nm thick (figure 3(c)).

The direct growth of around 50 nm Ge on Si was performed at 420 °C, 50 mbar with GeH₄ after in-situ oxygen desorption by high temperature H₂ annealing and Si buffer growth. This low temperature Ge layer was annealed at 640 °C for 5 min before a 180 nm Ge layer was grown at 580 °C (figure 3(b)).




Figure 3: Three different structures grown in a 300 mm CRIUS CCS MOVPE reactor: (a) GaP nucleation layer. (b) Si/Ge virtual substrate obtained by two-step Ge growth. (c) Step-graded $Ga_{1-x}In_xP$ buffer structure grown on GaP nucleation layer (a).

The MOVPE grown structures were examined by x-ray diffraction (XRD), cross-sectional transmission

electron microscopy (TEM) and atomic force microscopy (AFM). Particularly the GaP nucleation layers were checked for APDs by TEM with special measurement conditions [21] and by AFM after annealing the samples at 700°C for 5min to uncover APDs [23]. In addition, directly after growth, ex-situ reflectance anisotropy spectroscopy (RAS) was applied to GaP surfaces in N₂ atmosphere to protect the GaP surface from degradation by reaction with oxygen.

3 RESULTS

3.1 GaP nucleation layer

According to XRD (004) rocking curve measurements the GaP layer thickness is 94 nm for both 2° and 6° offcut wafers. The separation of Si substrate and GaP layer peak and full width half maximum is 989/187 arcs and 987/187 arcs for 2° and 6° offcut wafers, respectively. This result implies similar high crystalline quality for both wafer offcuts.

For the analysis of the RAS measurements we also used a GaP layer homoepitaxially deposited on GaP substrate. The RAS signal of this layer served as an APD-free reference sample and allows a comparison with the RAS measurements on GaP grown on Si substrate (figure 4) [24,25]. The RAS signal intensity depends on the amount of APDs penetrating to the GaP surface. A qualitative indication for the amount of APDs is the difference in RAS intensity between the minimum around 2.5 eV and the maximum around 3.6 eV, hence denoted as min-to-max intensity. The better the RA spectra of the GaP-on-Si samples match with the GaP reference spectrum, i.e. large min-to-max intensity, the less APDs are on the GaP-on-Si surface. A zero line corresponds to an equal distribution of both anti-phases on the examined surface area.

Reflection anisotropy spectra of GaP-on-Si with 2° offcut mostly match homoepitaxial GaP with quite the same min-to-max intensity of around $20 \cdot 10^{-3}$. This result corresponds very well to the cross-sectional TEM image in figure 4. There are no stacking faults or microtwins and all APDs annihilate below the GaP surface so that the GaP surface is single-domain. GaP on 6° offcut Si shows less agreement with the reference with only around $15 \cdot 10^{-3}$ min-to-max intensity and therefore remaining APDs on the surface.

The run of the curve between minimum and maximum of the GaP-on-Si samples differs significantly from the GaP reference sample. This deviation is due to the presence of the additional Si-to-GaP interface [25].

The RAS results are consistent with AFM measurements of the same GaP-on-Si samples (figure 5). By sample annealing at 700 °C for 5 min APBs are made visible in the form of trenches and holes [23]. GaP on 2° offcut Si shows almost no remains of APBs in contrast to a roughly higher APD density on the 6° offcut Si wafer which can be held responsible for the reduced RAS min-to-max intensity.

Investigations on the first few monolayers of GaP revealed a three-dimensional growth mode turning into a two-dimensional surface with continuous growth. This problem – connected to the nucleation conditions – results in still visible APDs on the GaP surface as well as reduced RAS min-to-max intensity and has to be further optimized.




Figure 4: Top: Refelction anisotropy spectra of GaP nucleation layers on 2° and 6° offcut Si with the same nucleation condition in comparison with a homoepitaxial GaP-on-GaP reference. Bottom: Cross-sectional TEM image of the same GaP nucleation layer on 2° offcut Si. APDs annihilate each other below the GaP surface.




Figure 5: Exemplary AFM images of GaP surfaces on 2° and 6° offcut Si wafers (same samples as investigated by RAS).

3.2 $Ga_{1-x}In_xP$ buffer structure

On top of the GaP nucleation layers presented above, a Ga_{1-x}In_xP buffer structure with 9 steps of 200 nm thickness each and increasing In content of 5.6 % per step was grown on 6° offcut Si substrate. Though many different growth conditions such as temperature, pressure, thickness and quantity of buffer layers, Ga precursor, etc. were tested Ga_{1-x}In_xP buffer growth still turned out to be quite challenging.

In agreement with decreasing reflection in in-situ reflection measurement and decreasing layer peak full width half maximum in reciprocal space maps (both not shown here) TEM images show an increase in misfit dislocation and stacking fault quantity with each buffer layer originating from the buffer layer interfaces. As consequence the surface morphology becomes rough. Figure 6 depicts an overview of the common $Ga_{1-x}In_xP$ buffer structure on Si as well as a focus on the initial GaP and GaInP layers on 6° offcut Si substrate. The magnification shows a representative nucleation of a stacking fault at the GaP/GaInP interface penetrating through the entire buffer structure. In contrast to GaInAs – which has been successfully handled for metamorphic

triple-junction solar cells [26,27] – misfit dislocations are not bend at the buffer layer interfaces but multiply during growth and reach the sample surface. These threading dislocations are not confined inside the buffer structure as desired, impair high GaAs quality and therefore lead to poor solar cell performance.

Thus, we presently consider these $Ga_{1-x}In_xP$ buffer structures unsuitable for transition from Si to GaAs lattice constant. In contrast to $Ga_{1-x}In_xP$, $GaAs_xP_{1-x}$ buffers are more promising as has been demonstrated in [16], for instance. Still one has to be extra careful about the As-related problems during Si surface preparation mentioned above.




Figure 6: Top: $Ga_{1-x}In_xP$ step-graded buffer structure grown on GaP nucleation layer on 6° offcut Si substrate. With each buffer layer the amount of threading dislocations and stacking faults increases. Bottom: Stacking faults are created at the GaP/GaInP surface and penetrate unhindered through the following buffer layers, thus impairing required material quality.

3.4 Ge on Si by means of two-step growth process

Low temperature Ge layers of around 50 nm Ge were grown at 420 °C followed by an annealing at 640 °C and additional growth of 180 nm Ge at 580 °C. These Ge buffers retained only 4 % residual strain (according to XRD reciprocal space maps). Thus, the Ge layer is effectively relaxed and stress free lattice matched GaAs growth should be feasible. A lattice matched growth of high quality GaAs on Ge substrates (without APDs) is already carried out very successfully in lattice matched III-V multi-junction solar cells [1]. Anyhow, due to the applied MOVPE growth process which uses a growth temperature of 420 °C for the initial low temperature Ge layer we observed a three-dimensional growth mode and thus a fairly high surface roughness of the Ge buffer layer of about 2.0±0.4 nm. This needs to be improved before high-efficiency solar cell structures can be grown on this type of nucleation layers. To avoid threedimensional growth and therefore reduce surface roughness growth temperatures for low temperature Ge below 300 °C can be a method of resolution [18].

4 SUMMARY AND CONCLUSION

This paper investigated various approaches to grow III-V-layers on Si substrate for the purpose of integrating III-V multi-junction solar cells on Si substrate. An industrial feasible 300 mm CRIUS Closed Coupled Showerhead MOVPE reactor was used. The challenge of APD-free III-V growth on Si can be mastered by initial GaP growth on Si with only 0.36 % lattice mismatch. The subsequent bridging of the 4.1 % difference in lattice constant between Si and GaAs with Ga1-xInxP metamorphic buffer layers has not yet been successful in a wide range of process parameters. This is due to high dislocation nucleation during buffer growth and stacking faults formed at the buffer layer interfaces. It is expected that GaAs_xP_{1-x} metamorphic buffers provide a more effective confinement of misfit dislocations within the buffer structure and therefore may be more suitable for high quality solar cell growth.

The alternative approach to compensate for APD formation and lattice mismatch by direct growth of an all Ge buffer layer in a two-step process is promising. Ge layers below 300 nm thickness on Si with only 4 % residual stress were deposited on Si. The MOVPE environment and low temperature Ge growth at 420 °C still induce initial three-dimensional Ge growth. This results in fairly high Ge surface roughness around 2 nm and may be coped by lower Ge deposition temperatures below 300 °C, as suggested in [18].

5 ACKNOWLEDGEMENTS

This work was supported by the German Federal Ministry of Education and Research BMBF (Project III-V-Si Solar, 03SF0329A, 03SF0329B, 03SF0329C) as well as the German Science Foundation (DFG). We also acknowledge the support of AIXTRON. Tobias Roesener and Vera Klinger gratefully acknowledge the scholarship support of the German Reiner Lemoine Stiftung.

6 REFERENCES

 R.R. King, et al. "Band-Gap-Engineered Architectures for High-Efficiency Multijunction Solar Cells", Proceedings 24th European Photovoltaic Solar Energy Conference and Exhibition, Hamburg, Germany, 21st-25th September 2009.

- [2] F. Dimroth, et al. "Promises of advanced multi-junction solar cells for the use in CPV systems", Proceedings of the 35th IEEE PVSC, Honolulu, 2010.
- [3] M. Yamaguchi, C. Amano. "Efficiency calculations of thin-film GaAs solar cells on Si substrate", J. Appl. Phys. 58 (9), 1985.
- [4] A. Bett, et al. "GaAs-on-Si Solar Cell Structures grown by MBE and LPE", 6th International Photovoltaic Science and Engineering Conference, New Delhi, India, 1992.
- [5] S.F. Fang, et al. "Gallium arsenide and other compound semiconductors on silicon", J. Appl. Phys. 68 (7) 1990.
- [6] K. Volz, et al. "Material development for improved 1 eV (GaIn)(NAs) solar cell structures", J. Sol. Energy Eng. 129 (3), 2007, pp. 266-271.
- [7] K. Volz, et al. "Doping, electrical properties and solar cell application of GaInNAs" in "Dilute III-V Nitride Semiconductors and Material Systems", Springer Series in Material Science, 2008, pp. 369-404.
- [8] J.F. Geisz, D.J. Friedman. "III-N-V semiconductors for solar photovoltaic applications", Semicond. Sci. Technol. 17, 2002, pp. 769-777.
- [9] Y.G. Hong, et al. "Gas-source molecular beam epitaxy of GaInNP/GaAs and a study of its band lineup", J. Vac. Sci. Technol. B 19 (4), 2001, pp. 1413-1416.
- [10] M. Kondow, et al. "GaInNAs: A Novel Material for Long-Wavelength-Range Laser Diodes with Excellent High-Temperture Performance", Jpn. J. Appl. Phys. 35, 1996, pp. 1273-1275.
- [11] J.F. Geisz, et al. "Toward a monolithic lattice-matched III-V on Silicon Tandam Solar Cell", Proceedings of the 19th European Photovoltaic Solar Energy Conference, Paris, France, 2004.
- [12] R.K. Ahrenkiel et al. "Minority-carrier lifetime of GaAs on silicon", Journal of the Electrochemical Society 137 (3), 1990, pp. 996–1000.
- [13] A. Freundlich, et al. "GaAs on Si: new bicrystal for solar cell application", Proceedings of the 8th European PVSEC, Florence, Italy, 1988, pp. 1522-1526.
- [14] S.A. Ringel, et al. "Single-junction InGaP/GaAs Solar Cells Grown on Si Substrates with SiGe Buffer Layers", Progress in Photovoltaics: Research and Applications 10 (6), 2002, pp. 417-426.
- [15] W.E. McMahon, et al. "5-7-5 line defects on As/Si(100): A general stress-relief mechanism for V/IV surfaces", Phys. Rev. B 74, 2006, 33304.
- [16] T.J. Grassman, et al. "Toward Metamorphic Mulitjuction GaAsP/Si Photovoltaics Grown on Optimized GaP/Si Virtual Substrates Using Anion-Graded GaAsyP_{1-y} Buffer", Proceedings of the 34th IEEE Photovolataic Specialists Conference, 2009.
- [17] V. Destefanis, et al. "Growth and structural properties of SiGe virtual substrates on Si(100), (110) and (111)", Journal of Crystal Growth 311(4), 2009, pp. 1070-1079.
- [18] B.W. Cheng, et al. "Low threadingdislocation-density Ge film on Si grown on a pitting

Ge buffer layer", 5th IEEE International Conference on Group IV Photonics, 2008, pp. 140-142.

- [19] A. Sakai, et al. "Reduction of threading dislocation density in SiGe layers on Si (001) using a two-step strain-relaxation procedure", Appl. Phys. Lett. 79(21), 2001.
- [20] B. Kunert, et al. "Si (001) surface preparation for the antiphase domain free heteroepitaxial growth of GaP on Si substrate", Thin Solid Films 517, 2008, pp. 140-143.
- [21] I. Németh, et al. "Ways to quantitatively detected antiphase disorder in GaP films grown on Si(001) by transmission electron microscopy", J. Crystal Growth 310, 2008, pp. 4763-4767.
- [22] K. Volz, et al. "GaP-nucleation on Si (001) substrates for III/V device integration", J. Crystal Growth, submitted.
- [23] I. Németh, et al. "Heteroepitaxy of GaP on Si: Correlation of morphology, anti-pahse-domain structure and MOVPE growth conditions", Journal of Crystal Growth 310, 2008, pp. 1595-1601.
- [24] H. Döscher, et al. "In-situ verification of single-domain III-V on Si(100) growth via metalorganic vapor phase epitaxy", Appl. Phys. Lett. 93, 2008, 172110.
- [25] H. Döscher, T. Hannappel. "In-situ reflection anisotropy spectroscopy analysis of heteroepitaxial GaP films grown on Si(100)", J. Appl. Phys. 107, 2010, 12523.
- [26] A.W. Bett, et al. "Metamorphic GaInP-GaInAs layers for Photovoltaic Applications", Mater. Res. Soc. Symp. Proc. Vol. 836, 2005.
- [27] W. Guter, et al. "Current-matched triple-junction solar cell reaching 41.1% conversion efficiency under concentrated sunlight", Appl. Phys. Lett. 94, 2009, 223504.