Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

A high speed asynchronous multi input pipeline for compaction and transfer of parallel SIMD data

 
: Hoppe, Christoph; Döge, Jens; Reichel, Peter; Russell, Patrick; Reichel, Andreas; Schneider, Peter

:
Postprint urn:nbn:de:0011-n-4973566 (633 KByte PDF)
MD5 Fingerprint: bd511a3ef2750380bb083630ece20f82
© IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Erstellt am: 27.6.2018


Institute of Electrical and Electronics Engineers -IEEE-; TU Wien:
24th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2018 : May 13-16, 2018, Vienna, Austria
Piscataway, NJ: IEEE, 2018
7 S.
International Symposium on Asynchronous Circuits and Systems (ASYNC) <24, 2018, Vienna>
Bundesministerium für Bildung und Forschung BMBF
03ZZ0427E; cSoC3D
Echtzeitfähige 3D-Datenverarbeitung auf kaskadierten analog-digital customized System on a Chip-Architekturen
Englisch
Konferenzbeitrag, Elektronische Publikation
Fraunhofer IIS, Institutsteil Entwurfsautomatisierung (EAS) ()

Abstract
Image sensors with programmable, highly parallel signal processing, so called Vision-Systems-on-Chip, perform computationally intensive tasks directly on the sensor itself. Therefore it is possible to limit the amount of output data to relevant image features only. Reading out such features presents a major challenge, since the position and number of features often is not known. Conventional synchronous buses as well as special event-based readout paths are unsuitable for such a system, since both continuous data, e.g. complete images, and sparse data, like feature coordinates, have to be transfered. A readout path based on an asynchronous pipeline is presented, which supports both readout modes with high speed. Furthermore, a method is introduced that, by serialization, allows for arbitrary data word widths without storing any control information within the data stream. The developed circuit components were measured on a proof-of-concept test chip in a 180 nm CMOS technology and were compared with implementations of asynchronous pipelines found in literature. In addition, the use of the pipeline in a Vision-System-on-Chip, which is still in production, is demonstrated.

: http://publica.fraunhofer.de/dokumente/N-497356.html