Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Characterization of n-channel 4H-SiC MOSFETs: Electrical measurements and simulation analysis

Chrakterisierung von SiC MOSFETs: Elektrische Messungen und Simulationsanalyse
: Uhnevionak, Viktoryia; Strenger, Christian; Burenkov, Alexander; Mortet, Vincent; Bedel-Pereira, Elena; Lorenz, Jürgen; Pichler, Peter

Postprint urn:nbn:de:0011-n-2832156 (1.1 MByte PDF)
MD5 Fingerprint: f6fe0a0972012642ee1f643ffb6c8173
© IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Created on: 12.6.2014

Institute of Electrical and Electronics Engineers -IEEE-:
ESSDERC 2013, Proceedings of the 43rd European Solid-State Device Research Conférence : Bucharest, Romania, September 16-20, 2013
Piscataway, NJ: IEEE, 2013
ISBN: 1-4799-0647-6
ISBN: 978-1-4799-0647-5
European Solid-State Device Research Conference (ESSDERC) <43, 2013, Bucharest>
Bundesministerium für Bildung und Forschung BMBF
Program Inter Carnot Fraunhofer (PICF); 01SF0804; MobiSiC
Conference Paper, Electronic Publication
Fraunhofer IISB ()
SiC; MOSFET; interface defect; Hall effect measurement

n-channel 4H-SiC MOSFETs were manufactured and characterized electrically at room temperature by current-voltage and Hall-effect measurements as well as by numerical simulations. To describe the observed electrical characteristics of the SiC MOSFETs, Near-Interface Trap (NIT) and charge carrier mobility degradation models were included in the simulation, performed with Sentaurus Device of Synopsys. For an accurate description of interface defects, their density versus trap energy was extracted from Hall-effect measurements. The result of the extraction indicates a continuous spreading of interface traps in the SiC conduction band, which was not reported before. For the first time also, the interface trap density as a function of trap energy as extracted from Hall-effect measurements was us ed directly in Sentaurus Device simulations. To check the applicability of the suggested model, it was used for the electrical simulation of MOSFETs with different channel lengths and widths but manufactured using the same technological processes. The developed simulation model shows excellent agreement with experimental results.