Benner, P.Hinze, M.Maten, E.J.W. ter2022-03-022022-03-022011978-94-007-0088-8https://publica.fraunhofer.de/handle/publica/151763Model reduction for circuit simulation