2022-03-022022-03-02https://publica.fraunhofer.de/handle/publica/112526European Exascale Processor Memory Node Design