Zschech, E.2022-03-112022-03-112011https://publica.fraunhofer.de/handle/publica/370956en620Stress management for 3D ICs using through silicon viasconference proceeding