Kraft, KiraKiraKraftSudarshan, ChiragChiragSudarshanMathew, Deepak M.Deepak M.MathewWeis, ChristianChristianWeisWehn, NorbertNorbertWehnJung, MatthiasMatthiasJung2022-03-142022-03-142018https://publica.fraunhofer.de/handle/publica/40208910.23919/DATE.2018.8342249In this paper, we present a new communication theoretic channel model for Dynamic Random Access Memory (DRAM) retention errors, that relies on the fully asymmetric retention error behavior of DRAM cells. This new model shows that the traditional approach is over pessimistic and we confirm this with real measurements of DDR3 and DDR4 DRAM devices. Together with an exploitation of the vendor specific true- and anti-cell structure, a low complexity bit-flipping approach is presented, that can largely increase DRAM's reliability with minimum overhead.enrandom access memorychannel modelerror correction codereliabilitymeasurement uncertaintychannel capacityreverse engineering004005006conference paper