• English
  • Deutsch
  • Log In
    or
  • Research Outputs
  • Projects
  • Researchers
  • Institutes
  • Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Electrical property improvements of ultra low-k ILD using a silylation process feasible for process integration
 
  • Details
  • Full
Options
2011
  • Konferenzbeitrag

Titel

Electrical property improvements of ultra low-k ILD using a silylation process feasible for process integration

Abstract
In this paper the effect of a vapor phase based silylation process on patterned test structures using ULK based ILD's was investigated. It was found that the resistance to capacitance (RC) behavior can be improved. This improvement was found to be scalable, meaning with decreasing metal pitch the RC improvement increases. The silylation process provides in addition a decrease of the leakage current and was found to have adequate defectivity. As the process is feasible for production and the improvement of the electrical properties increases with smaller feature size, it can be assumed that extra costs of the restoration process will be paid out for future technology nodes, if ULK as an ILD is used.
Author(s)
Thomas, O.
Schaller, M.
Gerlich, L.
Fischer, D.
Leppack, S.
Bartsch, C.
Schulz, S.E.
Hauptwerk
IEEE 14th International Interconnect Technology Conference and Materials for Advanced Metallization, IITC/MAM 2011
Konferenz
International Interconnect Technology Conference (IITC) 2011
Materials for Advanced Metallization Conference (MAM) 2011
Thumbnail Image
DOI
10.1109/IITC.2011.5940329
Language
Englisch
google-scholar
CNT
ENAS
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Send Feedback
© 2022