• English
  • Deutsch
  • Log In
    Password Login
    or
  • Research Outputs
  • Projects
  • Researchers
  • Institutes
  • Statistics
Repository logo
Fraunhofer-Gesellschaft
  1. Home
  2. Fraunhofer-Gesellschaft
  3. Konferenzschrift
  4. Accelerated logic simulation by using prototype boards
 
  • Details
  • Full
Options
1998
Conference Paper
Titel

Accelerated logic simulation by using prototype boards

Abstract
Simulation plays the most important role for the verification of digital circuits. Designers demand more and more speed for their simulation processes. Therefore, we have worked out an approach to accelerate logic simulation by using prototype boards. We developed a novel simulator/hardware interface to achieve a significant speed-up. A speed-up of about 100 was obtained in several cases. The benefits and limits of our technique are explained.
Author(s)
Haufe, J.
Schwarz, P.
Berndt, T.
Große, J.
Hauptwerk
Design, automation and test in Europe 1998. Proceedings
Konferenz
Design, Automation and Test in Europe Conference (DATE) 1998
Thumbnail Image
Language
English
google-scholar
IIS-A
  • Cookie settings
  • Imprint
  • Privacy policy
  • Api
  • Send Feedback
© 2022