Fraunhofer-Gesellschaft

Publica

Hier finden Sie wissenschaftliche Publikationen aus den Fraunhofer-Instituten.

Reliable execution of statechart-generated correct embedded software under soft errors

 
: Ferreira, Ronaldo R.; Klotz, Thomas; Vörtler, Thilo; Rolt, Jean da; Nazar, Gabriel L.; Moreira, Àlvaro F.; Carro, Luigi; Einwich, Karsten

:
Postprint urn:nbn:de:0011-n-2926898 (206 KByte PDF)
MD5 Fingerprint: 233bfc42e5023045b48090271ff1e4ae
© IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Created on: 12.6.2014


Institute of Electrical and Electronics Engineers -IEEE-; IEEE Computer Society:
IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2014. Proceedings : April 23 - 25, 2014, Warsaw, Poland
Piscataway, NJ: IEEE, 2014
ISBN: 978-1-4799-4559-7
ISBN: 978-1-4799-4560-3
ISBN: 978-1-4799-4558-0
pp.147-152
Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) <17, 2014, Warsaw>
English
Conference Paper, Electronic Publication
Fraunhofer IIS, Institutsteil Entwurfsautomatisierung (EAS) ()

Abstract
This paper proposes a design methodology for faulttolerant embedded systems development that starts from software specification and goes down to hardware execution. The proposed design methodology uses formally verified and correctby-construction software created from high-level UML statechart models for software specification and implementation. On the hardware reliability side, this paper uses the MoMa architecture for reliable embedded computing which we deploy as a softcore onto an off-the-shelf FPGA. MoMa introduces architectural innovations that support the semantics of the UML statechart execution in a reliable fashion. The proposed design methodology is evaluated with a real automotive case study based on an exhaustive FPGA-implemented fault injection campaign.

: http://publica.fraunhofer.de/documents/N-292689.html